DS05-10195-2E

# $\begin{array}{l} \label{eq:mos} \textit{MEMORY} \\ \texttt{cmos} \\ \textbf{2 M} \times \textbf{8 BITS} \\ \textbf{HYPER PAGE MODE DYNAMIC RAM} \end{array}$

# MB81V17805A-60/60L/-70/70L

# CMOS 2,097,152 × 8 BITS Hyper Page Mode Dynamic RAM

## DESCRIPTION

The Fujitsu MB81V17805A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 8-bit increments. The MB81V17805A features a "hyper page" mode of operation whereby high-speed random access of up to  $1024 \times 8$ -bits of data within the same row can be selected. The MB81V17805A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V17805A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V17805A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V17805A are not critical and all inputs are LVTTL compatible.

# PRODUCT LINE & FEATURES

	Parameter			MB81V	17805A		
	Farameter		-60	-60L	-70	-70L	
RAS Access Ti	RAS Access Time			max.	70 ns	max.	
Random Cycle	Time		104 n	s min.	124 ns min.		
Address Acces	Address Access Time			max.	35 ns max.		
CAS Access Ti	AS Access Time			max.	17 ns	max.	
Hyper Page Mo	per Page Mode Cycle Time			s min.	30 ns	s min.	
Law Davias	Operating C	Current	432 m\	N max.	396 mW max.		
Low Power Dissipation	Standby Current	LVTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.	
Dissipation		CMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.	

- 2,097,152words  $\times$  8 bits organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are LVTTL compatible
- 2,048 refresh cycles every 32.8 ms
- Self refresh function

- Standard and low power versions
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	Ιουτ	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C


**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE



#### Package and Ordering Information

- 28-pin plastic (400mil) SOJ, order as MB81V17805A-xxPJ
- 28-pin plastic (400mil) TSOP-II with normal bend leads, order as MB81V17805A-x×PFTN and MB81V17805A-x×LPFTN (Low Power)




# CAPACITANCE


 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 


Parameter	Symbol	Max.	Unit
Input Capacitance, A <sub>0</sub> to A <sub>11</sub>	CIN1	5	pF
Input Capacitance, RAS, CAS, WE, OE	CIN2	5	pF
Input/Output Capacitance, DQ1 to DQ8	CDQ	7	pF

#### PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function				
Ao to A <sub>10</sub>	Address inputs row : A <sub>0</sub> to A <sub>10</sub> column : A <sub>0</sub> to A <sub>9</sub> refresh : A <sub>0</sub> to A <sub>10</sub>				
RAS	Row address strobe				
CAS	Column address strobe				
WE	Write enable				
ŌĒ	Output enable				
DQ1 to DQ8	Data Input/Output				
Vcc	+3.3 volt power supply				
Vss	Circuit ground				
N.C.	No connection				





## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
	I	Vss	0	0	0		0°C to +70°C
Input High Voltage, all inputs	*1	Vін	2.0	_	Vcc+0.3	V	0000+700
Input Low Voltage, all inputs*	*1	VIL	-0.3		0.8	V	

\*: Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

# ■ FUNCTIONAL OPERATION

## ADDRESS INPUTS

Twenty-one input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A<sub>0</sub> to A<sub>10</sub>) are available, the column and row inputs are separately strobed by  $\overline{CAS}$  and  $\overline{RAS}$  as shown in Figure 1. First, eleven row address bits are input on pins A<sub>0</sub>-through-A<sub>10</sub> and latched with the row address strobe ( $\overline{RAS}$ ) then, ten column address bits are input and latched with the column address strobe ( $\overline{CAS}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after t<sub>RAH</sub> (min) + t<sub>T</sub> is automatically treated as the column address.

## WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

## DATA INPUT

Input data is written into memory in either of three basic ways : an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by  $\overline{CAS}$  and the setup/hold times are referenced to  $\overline{CAS}$ ; because  $\overline{WE}$  goes Low before  $\overline{CAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{CAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

## DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- $t_{RAC}$ : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied.
- tcac : from the falling edge of  $\overline{CAS}$  when trcd is greater than trcd (max).
- taa : from column address input when tRAD is greater than tRAD (max), and tRCD (max) is satisfied.
- $t_{OEA}$  : from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after trac, tcac, or taa.
- $t_{OEZ}$  : from  $\overline{OE}$  inactive.
- toff : from  $\overline{CAS}$  inactive while  $\overline{RAS}$  inactive.
- torr : from  $\overline{RAS}$  inactive while  $\overline{CAS}$  inactive.
- twez : from  $\overline{WE}$  active while  $\overline{CAS}$  inactive.

The data remains valid after either  $\overline{OE}$  is inactive, or both  $\overline{RAS}$  and  $\overline{CAS}$  are inactive, or  $\overline{CAS}$  is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

#### HYPER PAGE MODE OF OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of  $1,024 \times 8$ -bits can be accessed and, when multiple MB81V17805As are used,  $\overline{CAS}$  is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when  $\overline{CAS}$  is inactive until  $\overline{CAS}$  is reactivated.

# ■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

							Value		
Parameter		Notes	Symbol	Conditions	Min.	Тур.	Ма	ax.	Unit
					IVIII.	тур.	Std power	Low power	
Output high voltage		*1	Vон	Iон = −2.0 mA	2.4	_		_	v
Output low voltage		*1	Vol	lo∟ = +2.0 mA	_	—	0.4	0.4	
Input leakage current (any input)			Iı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 3.0 \ V \leq V_{\text{CC}} \leq 3.6 \ V; \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ \text{not under test} = 0 \ V \end{array}$	-10	_	10	10	μΑ
Output leakage curre	ent		DQ(L)	0 V ≤ Vouτ ≤ Vcc; Data out disabled	-10	_	10	10	
Operating current	*2	MB81V17805A -60/60L	lee	RAS & CAS cycling;			120	120	~ ^
(Average power supply current)	Z	MB81V17805A -70/70L	70L			_	110	110	mA
Standby current	*0	LVTTL Level		$\overline{RAS} = \overline{CAS} = V_{IH}$			1.0	1.0	mA
(Power supply current)	*2	CMOS Level	ICC2	$\overline{\text{RAS}} = \overline{\text{CAS}} \ge V_{\text{CC}} - 0.2 \text{ V}$	—	_	500	150	μA
Refresh current#1	*0	MB81V17805A -60/60L	$\overline{CAS} = V_{H} \overline{RAS}$ cycling:				120	120	
(Average power supply current)	*2	MB81V17805A -70/70L	Іссз	t <sub>RC</sub> = min.			110	110	mA
Hyper Page Mode	*2	MB81V17805A -60/60L	Icc4	RAS = V⊩, CAS cycling;			120	120	mA
curren	2	MB81V17805A -70/70L	ICC4	thec = min.		_	110	110	
Refresh current#2 (Average power	*2	MB81V17805A -60/60L	Icc5	RAS cycling; CAS-before-RAS;			120	120	mA
supply current)	2	MB81V17805A -70/70L	1005	$t_{RC} = min.$			110	110	
Battery back up current	*0	MB81V17805A -60/70		$eq:rescaled_$			1000	_	
(Average power supply current)	*2	MB81V17805A -60L/70L	Icc6	$eq:rescaled_$		_	_	300	μA
Refresh current#3 (Average power supply current)		MB81V17805A -60/60L MB81V17805A -70/70L	Icc9	RAS = Vı∟, CAS = Vı∟ Self refresh;		_	1000	250	μΑ

## ■ AC CHARACTERISTICS

## (At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol		7805A-60/ 0L		7805A-70/ 0L	Unit
			-	Min.	Max.	Min.	Max.	
4	Time Between Defrech	Standard	<b>4</b>		32.8		32.8	
1	Time Between Refresh	Low power	<b>t</b> REF	—	128	—	128	ms
2	Random Read/Write Cycle Time	e	<b>t</b> RC	104	_	124	_	ns
3	Read-Modify-Write Cycle Time		trwc	138	_	162	_	ns
4	Access Time from RAS	*6,9	<b>t</b> RAC	—	60	—	70	ns
5	Access Time from CAS	*7,9	<b>t</b> CAC	—	15	—	17	ns
6	Column Address Access Time	*8,9	taa	—	30	—	35	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Hold Time from CAS		tонс	5	_	5	_	ns
9	Output Buffer Turn On Delay Tin	ne	<b>t</b> on	0	_	0	_	ns
10	Output Buffer Turn off Delay Time	*10	toff	_	15	_	17	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	tofr	_	15	_	17	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez		15	_	17	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		<b>t</b> RP	40	_	50	_	ns
15	RAS Pulse Width		<b>t</b> RAS	60	100000	70	100000	ns
16	RAS Hold Time		<b>t</b> RSH	15	_	17	_	ns
17	CAS to RAS Precharge Time	*21	<b>t</b> CRP	5	_	5	_	ns
18	RAS to CAS Delay Time	*11,12,22	<b>t</b> RCD	14	45	14	53	ns
19	CAS Pulse Width		<b>t</b> CAS	10	_	13	_	ns
20	CAS Hold Time		<b>t</b> csн	40	_	50	_	ns
21	CAS Precharge Time (Normal)	*19	<b>t</b> CPN	10	_	10	_	ns
22	Row Address Set Up Time		<b>t</b> asr	0	_	0	_	ns
23	Row Address Hold Time		<b>t</b> RAH	10	_	10	_	ns
24	Column Address Set Up Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		tсан	10	_	10	_	ns
26	Column Address Hold Time fror	m RAS	tar	24	_	24	_	ns
27	RAS to Column Address Delay Time	*13	<b>t</b> RAD	12	30	12	35	ns
28	Column Address to RAS Lead T	īme	<b>t</b> RAL	30	_	35	_	ns
29	Column Address to CAS Lead T	īme	<b>t</b> CAL	23	-	28	_	ns
30	Read Command Set Up Time		<b>t</b> RCS	5	-	5	-	ns

(Continued)

No.	Parameter	Notes	Symbol		7805A-60/ 0L		7805A-70/ 0L	Unit
				Min.	Max.	Min.	Max.	
31	Read Command Hold Time Referenced to RAS	*14	<b>t</b> rrh	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS	*14	<b>t</b> RCH	0	_	0	_	ns
33	Write Command Set Up Time	*15,20	twcs	0	_	0	_	ns
34	Write Command Hold Time		twcн	10	_	10	_	ns
35	Write Hold Time from RAS		twcr	24	_	24	_	ns
36	WE Pulse Width		<b>t</b> wP	10	_	10	_	ns
37	Write Command to RAS Lead Time	)	<b>t</b> rwL	15	_	17	_	ns
38	Write Command to CAS Lead Time	)	tcw∟	10	_	13	_	ns
39	DIN Set Up Time		tos	0	_	0	_	ns
40	DIN Hold Time		tон	10	_	10	_	ns
41	Data Hold Time from RAS		<b>t</b> dhr	24	_	24	_	ns
42	RAS to WE Delay Time	*20	<b>t</b> RWD	77	_	89	—	ns
43	CAS to WE Delay Time	*20	tcwp	32	_	36	—	ns
44	Column Address to WE Delay Time	*20	tawd	47		54		ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		<b>t</b> RPC	5	_	5	_	ns
46	$\frac{\overline{CAS}}{\overline{RAS}}$ Set Up Time for $\overline{CAS}$ -before- RAS Refresh		<b>t</b> csr	0	_	0	_	ns
47	CAS Hold Time for CAS-before- RAS Refresh		<b>t</b> CHR	10	_	12	_	ns
48	Access Time from OE	*9	<b>t</b> oea	_	15		17	ns
49	Output Buffer Turn Off Delay from OE	*10	toez		15		17	ns
50	OE to RAS Lead Time for Valid Dat	а	toel	10	_	10		ns
51	OE to CAS Lead Time		<b>t</b> co∟	5	_	5	—	ns
52	OE Hold Time Referenced to WE	*16	tоен	5	_	5	_	ns
53	OE to Data in Delay Time		toed	15	_	17	_	ns
54	RAS to Data in Delay Time		<b>t</b> RDD	15	—	17		ns
55	CAS to Data in Delay Time		tcdd	15	-	17	_	ns
56	DIN to CAS Delay Time	*17	tozc	0	-	0	_	ns
57	DIN to OE Delay Time	*17	<b>t</b> dzo	0	—	0	—	ns
58	OE Precharge Time		toep	8	_	8	_	ns

(Continued)

(Continued)

No.	Parameter Notes	Symbol		7805A-60/ DL		7805A-70/ DL	Unit
		-	Min.	Max.	Min.	Max.	
59	OE Hold Time Referenced to CAS	tоесн	10	—	10	—	ns
60	WE Precharge Time	twpz	8	—	8	_	ns
61	WE to Data in Delay Time	twed	15	_	17	_	ns
62	Hyper Page Mode RAS Pulse Width	<b>t</b> RASP	_	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time	<b>t</b> HPC	25	_	30	_	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time	<b>t</b> HPRWC	69	_	79		ns
65	Access Time from CAS *9,18	<b>t</b> CPA	_	35	_	40	ns
66	Hyper Page Mode CAS Precharge Time	<b>t</b> CP	10	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	<b>t</b> RHCP	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	<b>t</b> CPWD	52	_	59	_	ns

#### Notes: \*1. Referenced to Vss.

\*2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.


Icc depends on the number of address change as  $\overline{RAS} = V_{IL} \overline{CAS} = V_{IH}$  and  $V_{IL} > -0.3 V$ . Icc1, Icc3 Icc4 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ Icc2 is specified during  $\overline{RAS} = V_{IH}$  and  $V_{IL} > -0.3 V$ .

 $\mathsf{I}_{\mathsf{CC6}}$  is measured on condition that all address signals are fixed steady state.

- \*3. An initial pause (RAS = CAS = V<sub>H</sub>) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- \*4. AC characteristics assume  $t_T = 2$  ns.
- \*5. Input voltage levels are 0 V and 3 V, and input reference levels are V<sub>IH</sub>(min) and V<sub>IL</sub>(max) for measuring timing of input signals. Also, the transition time(t<sub>T</sub>) is measured between V<sub>IH</sub>(min)and V<sub>IL</sub>(max). The output reference levels are V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- \*6. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max), t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will be increased by the amount that t<sub>RCD</sub> exceeds the value shown. Refer to Fig.2 and 3.
- \*7. If trcd  $\geq$  trcd (max), trad  $\geq$  trad (max), and tasc  $\geq$  trad tcac tr, access time is tcac.
- \*8. If  $t_{RAD} \ge t_{RAD}$  (max) and  $t_{ASC} \le t_{AA}$   $t_{CAC}$   $t_{T}$ , access time is  $t_{AA}$ .
- \*9. Measured with a load equivalent to one TTL load and 100 pF.
- \*10. topr, twez, topp and toez are specified that output buffer change to high impedance state.
- \*11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- \*12. trcd (min) = traн (min) + 2tт + tasc (min).
- \*13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- \*14. Either tRRH or tRCH must be satisfied for a read cycle.
- \*15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- \*16. Assumes that twcs < twcs (min).
- \*17. Either tozc or tozo must be satisfied.
- \*18. t<sub>CPA</sub> is access time from the selection of a new column address (that is caused by changing both CAS from "L" to "H").

Therefore, if tcp is long, tcpA is longer than tcpA (max).

- \*19. Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh.
- \*20. twcs, tcwb, trwb and tawb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and Dout pin will maintain high-impedance state through out the entire cycle. If tcwb > tcwb (min), trwb > trwb (min), and tawb > tawb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying trwL, tcwL, and traL specifications.
- \*21. The last  $\overline{CAS}$  rising edge.
- \*22. The first  $\overline{CAS}$  falling edge.




## ■ FUNCTIONAL TRUTH TABLE

Operation Mode		Clock	Input		Addres	Address Input		a I/O	Refresh	Note	
	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output	Kellesii	NOLE	
Standby	Н	Н	Х	Х	_	—	_	High-Z	—		
Read Cycle	L	L	Н	L	Valid	Valid		Valid	Yes*	trcs ≥ trcs (min)	
Write Cycle (Early Write)	L	L	L	х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)	
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*		
RAS-only Refresh Cycle	L	н	Х	Х	Valid	_	_	High-Z	Yes		
CAS-before-RAS Refresh Cycle	L	L	Х	х	—	_	_	High-Z	Yes	tcsr ≥ tcsr (min)	
Hidden Refresh Cycle	H→L	L	H→X	L		_		Valid	Yes	Previous data is kept	

X : "H" or "L"

\* : It is impossible in Hyper Page Mode.




To implement a read operation, a valid address is latched by the  $\overline{RAS}$  and  $\overline{CAS}$  address strobes and with  $\overline{WE}$  set to a High level and  $\overline{OE}$  set to a low level, the output is valid once the memory access time has elapsed. DQ<sub>1</sub> to DQ<sub>8</sub> pins are valid when  $\overline{RAS}$  and  $\overline{CAS}$  are High or until  $\overline{OE}$  goes High. The access time is determined by  $\overline{RAS}(t_{RAC})$ ,  $\overline{CAS}(t_{CAC})$ ,  $\overline{OE}(t_{OEA})$  or column addresses (t\_AA) under the following conditions:


If  $t_{RCD} > t_{RCD}(max)$ , access time =  $t_{CAC}$ .

If  $\underline{\text{trad}} > \text{trad}(\text{max})$ , access time = taa.


If  $\overline{\mathsf{OE}}$  is brought Low after trac, tcac, or taa(whichever occurs later), access time = toEA.

However, if either CAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.






In the delayed write cycle, twcs is not satisfied; thus, the data on the DQ pins are latched with the falling edge of  $\overline{WE}$  and written into memory. The Output Enable ( $\overline{OE}$ ) signal must be changed from Low to High before  $\overline{WE}$  goes Low (toED + tT + tDS).



The read-modify-write cycle is executed by changing  $\overline{WE}$  from High to Low after the data appears on the DQ pins. In the read-modify-write cycle,  $\overline{OE}$  must be changed from Low to High after the memory access time.




During one cycle is achieved, the input/output timing apply the same manner as the former cycle.

"H" or "L" leve "H" or "L" leve "H" or "L" leve Valid Data


"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H"  $\rightarrow$  "L" or "L"  $\rightarrow$  "H" transition (Address and DQ)

#### DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level and  $\overline{WE}$  at a High level during all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcPa, or toEA, whichever one is the latest in occurring.



The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level and  $\overline{WE}$  at a High level during all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcpa, or toEa, whichever one is the latest in occurring.




During one cycle is achieved, the input/output timing apply the same manner as the former cycle.



"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H"  $\rightarrow$  "L" or "L"  $\rightarrow$  "H" transition (Address and DQ) Valid Data


#### DESCRIPTION


The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining  $\overline{RAS}$  at a Low level and  $\overline{WE}$  at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t<sub>CAC</sub>, t<sub>AA</sub>, t<sub>CPA</sub>, or t<sub>OEA</sub>, whichever one is the latest in occurring.





#### DESCRIPTION

The hyper page mode early write cycle is executed in the same manner as the hyper page mode read cycle except the states of  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$  are reversed. Data appearing on the DQ pins are latched on the falling edge of  $\overline{\text{CAS}}$  and the data is written into the memory. During the hyper page mode early write cycle, including the delayed ( $\overline{\text{OE}}$ ) write and read-modify-write cycles, t<sub>CWL</sub> must be satisfied.










#### DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



#### Fig. 17 – $\overline{CAS}$ -BEFORE- $\overline{RAS}$ REFRESH (ADDRESSES = $\overline{WE}$ = $\overline{OE}$ = "H" or "L")


#### DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation.



#### DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.



A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle provides a convenient method to verify the function of  $\overline{CAS}$ -before- $\overline{RAS}$  refresh circuitry. If a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle  $\overline{CAS}$  makes a transition from High to Low while  $\overline{RAS}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits  $A_0$  through  $A_{10}$  are defined by the on-chip refresh counter.

Column Addresses: Bits A<sub>0</sub> through A<sub>9</sub> are defined by latching levels on A<sub>0</sub> to A<sub>9</sub> at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2,048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 2,048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2,048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise not									
No.	Parameter	Symbol	MB81V178	MB81V17805A-60/60L MB81V17805A-70/70L					
NO.	Farameter		Min.	Max.	Min.	Max.			
69	Access Time from CAS	<b>t</b> FCAC		50		55	ns		
70	Column Address Hold Time	<b>t</b> FCAH	35		35		ns		
71	CAS to WE Delay Time	trcwd	70		77		ns		
72	CAS Pulse width	<b>t</b> FCAS	90		99	_	ns		
73	RAS Hold Time	<b>t</b> FRSH	90		99		ns		

(At recommended operating conditions unless otherwise noted.)

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V178	05A-60/60L	MB81V178	Unit	
	i arameter	Symbol	Min.	Max.	Min.	Max.	0
74	RAS Pulse Width	trass	100		100		μs
75	RAS Precharge Time	<b>t</b> RPS	104		124		ns
76	CAS Hold Time	tснs	-50	_	-50	_	ns

Note: Assumes Self Refresh cycle only.

#### DESCRIPTION

The Self Refresh cycle provides a refresh operation without external clock and external Address. Self Refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator.

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of t<sub>RASS</sub> (more than 100 μs), the device can enter the Self Refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS=L" and "CAS=L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified t<sub>CHS</sub> min. In this time, RAS must be kept "H" with specified t<sub>RPS</sub> min.

Using Self Refresh mode, data can be retained without external CAS signal during system is in standby.


Restriction for Self Refresh operation ;

For Self Refresh operation, the notice below must be considered.


- In the case that distributed CBR refresh are operated between read/write cycles Self Refresh cycles can be executed without special rule if 2,048 cycles of distributed CBR refresh are executed within tREF max.
- 2) In the case that burst CBR refresh or distributed/burst RAS-only refresh are operated between read/write cycles 2,048 times of burst CBR refresh or 2,048 times of burst RAS-only refresh must be executed before and after Self Refresh cycles.



#### PACKAGE DIMENSIONS



#### PACKAGE DIMENSIONS



# FUJITSU LIMITED

For further information please contact:

## Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3332

## North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

## Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

F9611 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.